

PROCEEDINGS OF SPIE

[SPIDigitalLibrary.org/conference-proceedings-of-spie](https://spiedigitallibrary.org/conference-proceedings-of-spie)

TCAD-based performance analysis of nanoscale vacuum field-emission transistors at advanced technology nodes

I. D. Evsikov, N. A. Djuzhev, G. D. Demin, M. A. Makhaboroda

I. D. Evsikov, N. A. Djuzhev, G. D. Demin, M. A. Makhaboroda, "TCAD-based performance analysis of nanoscale vacuum field-emission transistors at advanced technology nodes," Proc. SPIE 11022, International Conference on Micro- and Nano-Electronics 2018, 110220O (15 March 2019); doi: 10.1117/12.2522483

SPIE.

Event: The International Conference on Micro- and Nano-Electronics 2018, 2018, Zvenigorod, Russian Federation

TCAD-based performance analysis of nanoscale vacuum field-emission transistors at advanced technology nodes

I.D. Evsikov, N.A. Djuzhev, G.D. Demin, M.A. Makhboroda

National Research University of Electronic Technology (MIET), Shokina sq., 6, Zelenograd,
Moscow 124527, Russia

ABSTRACT

Full fabrication process of nanoscale vacuum channel and gate-all-around nanowire transistors at the 45, 32 and 22 nm technology nodes was simulated in Silvaco TCAD. Comparative analysis of operation modes was made on the basis of the obtained structures. It was shown that nanoscale gate-all-around transistor has sufficiently low power consumption while vacuum channel field effect transistor makes it possible to achieve performance that exceeds performance which can be obtained from the transistor with semiconductor channel. The combination of the above technologies can serve as approach to the creation of low-power and high-speed nanoscale vacuum devices using established complementary metal-oxide-semiconductor (CMOS) technology.

Keywords: TCAD, CMOS, nanoscale vacuum channel transistor, gate-all-around nanowire transistor, technology node

1. INTRODUCTION

Today significant progress has been achieved in the area of scaling of nanoelectronic devices, where minimal design standards approach a level of 10 nm or even below¹. However, at the same time, it becomes clear that design standards of nanoelectronics have almost reached its physical limits. A further development in the field of miniaturization of nanoelectronic devices requires new actual approaches and solutions. One of these approaches is a creation of transistor with non-planar geometric structure. Gate-all-around nanowire field effect transistor (GAA FET) is a great example of such new configuration. This type of field-effect transistor is a result of further improvements in construction of FinFET. Generally, GAA FET has several advantages: immunity to the short-channel effect; lower switching energy and signal propagation delay compared to FinFETs and compatibility to current CMOS technology^{2,3}.

It is well known that electron-phonon scattering in semiconductors initially limits performance of CMOS transistors. Replacing silicon with vacuum as a conveying medium can help to avoid performance restriction⁴. The use of nanoscale vacuum channel provides maximum charge-carrier lifetime and high frequency/power consumption ratio and eliminates the need for high vacuum since the probability of electron collisions with gas molecules in air is practically negligible on the scales of 100 nm and below. However, previous studies show that vacuum transistor has higher operation voltage than modern conventional solid state FETs, although it can be reduced by technological scaling. Additional advantage of nanoscale vacuum devices is a resistance to the harsh environmental conditions such as ionizing radiation and high temperature that would make these devices suitable for the aerospace applications⁵⁻⁷.

Thus, this paper is organized as follows. Section 2 contains description of the supposed transistor structures used in simulation, numerical method for the calculation of emission current from non-planar curved emitters, and, besides that, the description of fabrication route of silicon field-emitter array. The results of simulation of the obtained transistor structures are presented in Section 3. Final conclusions are summarized in Section 4.

2. MODELS AND BASIC EQUATIONS

Fabrication process of nanoscale vacuum channel transistor, which was implemented into Silvaco TCAD using Victory Process module⁸, was based on actual fabrication process of silicon field emitter array. This array was made in the following way: n-type silicon wafers doped with phosphorus with (100) crystallographic orientation and 150 nm in diameter were used. Wafers were oxidized in wet O₂ (0.3 μm SiO₂ layer was obtained), Si₃N₄ layer was deposited as a masking layer (thickness of Si₃N₄ layer was 0.13 μm) after oxidation, and then photolithography was performed on wafers to form oxide-nitride caps for the following etching process. The curved profile of the pillars was made using plasma-chemical etching in a mixture of SF₆ and O₂ with anisotropy coefficient of 2.5.

Final oxidation process transforming silicon pillars into sharp tips was performed in dry O₂ ambient and after that SiO₂ layer along with nitride layer was removed from the substrate. The minimal radius of emitter tip curvature was about 3 nm. Figure 1 shows SEM images of the obtained structures.




Figure 1. SEM images of the sample of field emitter array. Left: curved pillar with masking oxide-nitride cap. Right: complete silicon field emitter.

Similar fabrication process was simulated in Silvaco TCAD, but in addition to the creation of emitter tip, formation of aluminum gate (control grid) and anode electrodes was appended to the route to obtain a structure of the vertical vacuum transistor. Structural parameters of the transistor: substrate orientation – (100); substrate doping – As, $5 \times 10^{18} \text{ cm}^{-3}$; radius of tip curvature – 5 nm; distance from the end of tip to gate – 25 nm. Main technological parameter of scaling was defined as a distance between anode electrode and cathode tip (according to the channel length in conventional FETs). Cathode-anode distance was varied from 45 to 22 nm. Images of transistor structure on various fabrication stages are presented in Figure 2.

The model of gate-all-around field-effect transistor was also created in Silvaco TCAD using process simulation. This model was based on the following fabrication route: lightly and highly doped N-type profiles were formed consistently on the silicon wafer with (100) orientation. Thin silicon pillars were made using etching, and oxidation of pillars was performed to obtain gate oxide. After these steps two insulating oxide and one polysilicon gate layers was deposited. Drain contacts were get from deposited aluminum layer.




Figure 2. Images of the technological steps of formation the structure of vacuum channel transistor using Silvaco Victory Process

Structural parameters of gate-all-around nanowire transistor used in simulation: thickness of gate oxide – 2 nm; nanowire (pillar) diameter – 15 nm; nanowire length – 75 nm; source and drain doping – $1 \times 10^{19} \text{ cm}^{-3}$; channel doping – $1 \times 10^{15} \text{ cm}^{-3}$. Channel length was varied from 45 to 22 nm, as in the case of nanoscale vacuum channel transistor. Images of the gate-all-around transistor structure on various stages of the fabrication process are presented in Figure 3.




Figure 3. Images of the structures obtained during the fabrication process of nanowire gate-all-around transistor from Silvaco Victory Process.

Geometrical structure of vacuum channel transistor was imported from Silvaco TACD into COMSOL MultiPhysics⁹. Three-dimensional cylindrical model of vacuum transistor was made on the basis of transistor structure. This model is shown in Figure 4.




Figure 4. 3D model of vacuum channel transistor used in COMSOL MultiPhysics.

Full 3D electrostatic simulation of vacuum nano-channel transistor and electron transport from emitter to anode was performed, where the emission current from a silicon tip was calculated taking into account the geometry of the tip by performing the integral over emitting surface:

$$I = \iint_{\text{surface}} J_{\text{emitting}} dS = JA_{\text{eff}} \quad (1)$$

Where I is resulting emission current, J is emission current density, and A_{eff} is effective area of emission.

Victory Device simulator was used to get current voltage characteristics of the gate-all-around field-effect transistor. Model of Shockley-Read-Hall recombination using concentration dependent lifetimes (SRH) and transverse-electric-field dependent mobility model (CVT) were used during device simulation¹¹.

3. RESULTS

Figure 5 presents the current-voltage characteristics of the vacuum channel transistor with variation of the cathode anode distance. Figure 6 shows the current voltage characteristics of emission current recalculated in the Fowler-Nordheim coordinates. Voltage at anode electrode was fixed at 90 V. It can be seen, that emission occurs at a gate voltage of about 25 V.




Figure 5. Current voltage characteristics of the vacuum channel transistor at different cathode-anode distances.




Figure 6. Current -voltage characteristics of the vacuum channel transistor at different cathode-anode distances (in the Fowler-Nordheim coordinates).

Figure 7 shows electric field distribution on the surface of emitter tip measured in V/nm. It is clearly seen that electrical field distribution agrees well with the theoretical model. Analysis of the distribution as a function of the cathode-anode distance also showed that when the distance decreases, the influence of the transistor gate increased, which can interfere

with the normal functioning of the device. Cut-off frequency dependence of the transistor that defines its performance was also derived from calculating the time spending for recharging of the cathode-gate capacitance. This characteristic is shown at Figure 8.




Figure 7. Electric field distribution on the emitting cathode surface.




Figure 8. Curve of the cut-off frequency of the transistor depending on the gate voltage with varied cathode-anode distance.

Current voltage characteristics of the gate-all-around nanowire transistor are shown in Figure 9. Voltage at drain electrode was fixed at 0.65 V. Gate-all-around transistor exhibits high drain current in the scale of 10^{-3} A at relatively low drain and gate voltages.




Figure 9. Current voltage characteristics of the nanowire gate-all-around transistor at different channel lengths.

4. SUMMARY

Fabrication processes of nanoscale vacuum channel transistors and gate-all-around nanowire transistors at the 45, 32 and 22 nm technology nodes were simulated in Silvaco TCAD. Three-dimensional model of the vacuum channel transistors for finite element simulation of emission current was created in COMSOL MultiPhysics simulation software. Obtained current voltage characteristics of the vacuum channel transistors showed that emission current occurs at the relatively high operating voltages, which can cause energy consumption problems. At the same time, high cut-off frequency, that vacuum transistor demonstrated during simulation makes it attractive for the high-performance analog devices that operates in the THz range. Simulation of the gate-all-around nanowire transistor demonstrated its higher drain current in comparison to the cathode emission current in the vacuum channel transistor at the same technological nodes. Gate-all-around transistor also showed great ability to the technology scaling, as vertical structure of these transistors could give extremely high placement density.

5. ACKNOWLEDGEMENTS

This work was performed based on the equipment of R&D Center «MEMSEC» (MIET) and using the facilities of R&D Center «Sensorics» (MIET), with the financial support of the Ministry of Education and Science of the Russian Federation (grant No. 14.594.21.0012, id RFMEFI59417X0012).

6. REFERENCES

- [1] Courtland, R., “Moore’s Law’s Next Step: 10 Nanometers,” IEEE Spectrum., 54, 52-53, (2017)
- [2] Singh, N., Buddharaju, K.D., Manhas, S.K., Agarwal, A., Rustagi, S.C., Lo, G.Q., Balasubramanian, N., Kwong, D.L., “Si, SiGe nanowire devices by top-down technology and their applications,” IEEE Trans. Electron Devices 55, 3107-3118 (2008)
- [3] Nayak, K., Bajaj, M., Konar, A., Oldiges, P.J., Natori, K., Iwai, H., Murali, K.V.R.M., Rao, V.R., “CMOS logic device and circuit performance of Si gate all around nanowire MOSFET,” IEEE Trans. Electron Devices 61, 3066-3074 (2014)
- [4] Srisonphan, S., Jung, Y.S., Kim, H.K. “Metal-oxide-semiconductor field-effect transistor with a vacuum channel,” Nature Nanotechnology 7, 8, 504-508 (2012)
- [5] Han, J.-W., Oh, J. S., Meyyappan, M., “Vacuum nanoelectronics: Back to the future?—Gate insulated nanoscale vacuum channel transistor,” Appl. Phys. Lett. 100, 213505 (2012).
- [6] Han, J.-W., Oh, J. S., Meyyappan, M., “Co-fabrication of Vacuum Field Emission Transistor (VFET) and MOSFET,” IEEE Transactions on Nanotechnology 13, 3 (2014).
- [7] Han, J.-W., Oh, J. S., Meyyappan, M., “Nanoscale Vacuum Channel Transistor,” Appl. Phys. Lett. 110, 263101 (2017).
- [8] Silvaco TCAD tools: Victory Process User's manual, Process Simulation Software, (2018)
- [9] COMSOL Multiphysics® v. 5.4. <https://www.comsol.com>
- [10] Kyritsakis, A., Xanthakis, J. P., “Derivation of a generalized Fowler–Nordheim equation for nanoscopic field-emitters,” The Royal Society 471 2174 (2015)
- [11] Silvaco TCAD tools: Victory Device User's manual, Process Simulation Software, (2018)